Abstract-Heracles is an open-source complete multicore system written in Verilog. It is fully parameterized and can be reconfigured and synthesized into different topologies and sizes. Each processing node has a fully bypassed, 7-stage pipelined microprocessor running the MIPS-III ISA, a 4-stage input-buffer, virtual-channel router, and a local variable-size shared memory. Our design is highly modular with clear interfaces between the core, the memory hierarchy, and the on-chip network. In the baseline design, the microprocessor is attached to two caches, one instruction cache and one data cache, which are oblivious to the global memory organization. The memory system in Heracles can be configured as one single global shared memory (SM), or distributed shared memory (DSM), or any combination thereof. Each core is connected to the rest of the network of processors by a parameterized, realistic, wormhole router. We show different topology configurations of the system, and their synthesis results on the Xilinx Virtex-5 LX330T FPGA board. We also provide a small MIPS cross-compiler toolchain to assist in developing software for Heracles.
II. PROCESSING ELEMENT MODULE
The processing element in Heracles consists of an integerbased 7-stage MIPS Core. MIPS (Microprocessor without Interlocked Pipeline Stages) is a register based RISC architecture widely used in commercial products and for teaching purposes [19] . Our implementation is a standard Verilog implementation of the micro-architecture described by Patterson and Hennessy [19] , with some modifications for FPGAs. For example, the adoption of a 7-stage pipeline, due to block RAM access time on the FPGA. Figure 3 shows the core architecture, a 7-stage pipeline architecture, fully bypassed, with no branch predictor or branch delay slot, running MIPS-III instruction set architecture (ISA) without floating point. Instruction and data caches are implemented using block RAMs, and instruction fetch and data memory access take two cycles. Instruction address is issued at I-Fetch 1 stage and on a cache hit, the actual instruction appears in the I-Fetch 2 stage. Instruction decode and register read stage and the execution stage remain functionally the same as described in [19] . Stall and bypass signals are modified to support the extended pipeline. Data memory (cache) is implemented over D-Memory 1 and D-Memory 2 stages. For a read, the memory address is presented to the cache in the D-Memory 1 stage and the data on a cache hit appears in the D-Memory 2 stage. On a memory write, we also check in the The core is synthesized using Xilinx ISE Design Suite 11.5, with Virtex-5 LX330T as the targeted board. Table I gives a brief summary of the synthesis results and the clocking speed of the design. As shown in Table I , our 7-stage pipeline core architecture runs at 162.5 MHz, and has an FPGA resource utilization of around 1% on the Virtex-5 LX330T. Due to the modular design of Heracles, any core with the same memory interface can be plugged into the system.
III. MEMORY SYSTEM ORGANIZATION
The memory system in Heracles is completely parameterized, and can be set up in various ways, independent of the rest of the system. The key components are the cache system, the local memory, and the network interface.
A. Cache System
In Heracles, we implement a 1-level cache system composed of a direct-mapped instruction cache and a directmapped data cache, which can be extended to more cache levels. Each cache can be independently configured. The IN-DEX BITS parameter controls the number of blocks or cacheline in the cache. The OFFSET BITS parameter determines the cache block size. The direct-mapped cache is implemented using block RAM, where on a hit, the data appears on the output port in the following cycle. Since block RAMs on the FPGA are constrained resources, we also implement a direct-mapped cache using registers and lookup tables, but at a high FPGA resource cost. The cache system, like the core, is oblivious to the system-level memory organization and network topology. This decoupling is achieved through the Address Resolution Logic, which sits outside the cache system and interacts with the rest of the memory structure.
B. Local Memory Distribution
The memory system in Heracles is constructed to allow different memory space configurations. The local memory is parameterized and has two very important attributes: its size can be changed on a per core-basis, and it can service a variable number of caches in a round-robin fashion. For a Shared Memory (SM) implementation, where all processors share a single large memory block, the local memory size is simply set to zero at all nodes except one. At the nodes with no local memory, the Address Resolution Logic directly sends all cache system traffic into the network, where it transits to the target node. In Distributed Shared Memory (DSM), where each processing element has its own private memory, local memory size can be set to be the same across all the nodes or set to different values. For example, in a mesh network, our experiments show that for a large class of routing algorithms locating larger blocks of memory at the center nodes, can improve network congestion. The LOCAL ADDR BITS parameter is used to set the size of the local memory.
The fact that the local memory is parameterized to handle requests from a variable number of caches allows us to present to the local memory the traffic coming into the node from other cores through the network, as just another cache communication. This illusion is created through the network packetizer. Local memory can also be viewed as a memory controller. Heracles, at the moment, provides no cache coherence protocol. However, the design of the system is such that a cache coherence scheme can be supported.
C. Network Interface
The Address Resolution Logic works with the Packetizer module to get the caches and the local memory to interact with the rest of the system. All cache traffic goes through the Address Resolution Logic, which determines if a request can be served at the local memory, or if the request needs to be sent over the network. In Heracles, an address contains two fields, where the lower order bits represent the real address, and the the higher order bits identify the home core for that particular address. These two fields are automatically identified based on the LOCAL ADDR BITS and the ADDRESS BITS parameters. If the home core of an address is not the core that generated the address, the Address Resolution Logic forwards the request to the network, through the Packetizer. Inside the Packetizer module, there are three submodules as shown in Figure 4 . The Local Memory Interface uses a cache-like protocol to interact with the local memory. In our baseline design, the Local Memory Interface simply acts as a third cache on the local memory side. The Local Cache System Interface uses a memory-like protocol to interact with the cache system like a second larger memory block. The Packetizer Lite is responsible for converting data traffic, such as a load, coming from the local memory and the cache system into packets or flits that can be routed inside the Networkon-chip (NoC), and for reconstructing packets or flits into data traffic at the opposite side when exiting the NoC. The Packetizer Lite directly connects to the network router. Table  II gives a brief summary of the synthesis results and the clocking speed of our 7-stage pipeline MIPS core with 2 caches (I-Cache and D-Cache) of 2KB each, and 262KB of local memory.
IV. ROUTER ARCHITECTURE
To provide scalability, Heracles uses a network-on-chip (NoC) architecture for its data communication infrastructure. An NoC architecture is defined by its topology (the physical organization of nodes in the network), its flow control mechanism (which establishes the data formatting, the switching protocol and the buffer allocation), and its routing algorithm (which determines the path selected by a packet to reach its destination under a given application). This section discusses the router micro-architecture, and its support for different network topologies and routing algorithms. Figure 5 illustrates the virtual-channel router used in Heracles. The router fairly conforms, in its architecture and operation, to conventional virtual-channel routers [8] , [17] . It has some input buffers to store flits while they are waiting to be routed to the next hop in the network. The routing operation takes four steps or phases, namely routing (RC), virtual-channel allocation (VA), switch allocation (SA), and switch traversal (ST), where each phase corresponds to a pipeline stage in our router. When a head flit (the first flit of a packet) arrives at an input channel, the router stores the flit in the buffer for the allocated virtual channel and determines the next hop for the packet (RC phase). Given the next hop, the router then allocates a virtual channel in the next hop (VA phase). Finally, the flit competes for a switch (SA phase), if the next hop can accept the flit, and moves to the output port (ST phase).
A. Router Micro-Architecture
The switch allocation (SA) stage is the critical stage in our router design, due to the complexity of the arbiter. During the SA stage, the arbiter grants switch traversal to all input ports requesting output ports for which they have priority. If an input port is requesting an output port, and the priority holder on that outgoing port is either idle or requesting a different output port, it has to compete with all other input ports requesting the same output port. The arbiter is also responsible for adjusting priorities to promote fairness and avoid starvation. The synthesis of the router shows a delay of 14.016 nanoseconds, with 24 levels of logic on the critical path.
B. Route Computation and Virtual Channel Allocation
Algorithms used to compute routes in network-on-chip (NoC) architectures, generally fall under two categories: oblivious and dynamic [18] . The router implemented in Heracles primarily supports oblivious routing algorithms using either fixed logic or routing table. Fixed logic is provided for dimension order routing (DOR) algorithms [21] , which are popular and have many desirable properties. For example, they generate deadlock-free routes in mesh or hypercube topologies [6] . Either using XY-Ordered Routing or YX-Ordered Routing, each packet is routed along one dimension in its first phase followed by the other dimension. On the other hand, tablebased routing provides greater programmability and flexibility, since routes can be pre-computed and stored in the routing tables before execution. Table-based routing supports both minimal and non-minimal routing algorithms. In this routing scheme, at the beginning of the program, routing tables are updated; and during execution each packet has a flow ID, which is used to address the routing table to determine the packet's outgoing port. The RT ALG parameter is used to select the proper routing algorithm for a given application and topology. Heracles provides support for both static and dynamic virtual channel allocation. When static allocation is used, the routing table stores the outgoing port of the packet along with the virtual channel to be used in the next node. There is no additional hardware cost for supporting static virtual channel allocation, since the entry into the table is also used during dynamic allocation. The number of virtual channels per port and their sizes are variable parameters (VC PER PORT and VC DEPTH).
C. Network Topology Configuration
The parameterization of the number of input ports and output ports on the router and the table-based routing capability give Heracles a great amount of flexibility and the ability to metamorphose into different network topologies; for example, k-ary n-cube, 2D-mesh, 3D-mesh, hypercube, ring, or tree. A new topology is constructed by changing the IN PORTS, OUT PORTS, and SWITCH TO SWITCH parameters and reconnecting the routers. In the case of the 3D-mesh, the IN PORTS and OUT PORTS parameters are set to 2 or 3, one to connect the router to the local core and the remainder to connect the router to the third dimension. For a fat-tree [15] topology, routers at different levels of the tree have different sizes, in terms of crossbar and arbitration logic. The root node contains the largest router, and controls the clock frequency of the system. Figure 6 shows an unbalanced fat-tree topology, and 
V. FPGA 2D-MESH TOPOLOGY SYSTEMS
A large number of cores can be implemented on a modern FPGA. Moreover, having a simple RISC core, MIPS in our case, for the processing element (PE) allows for a good size multicore system. This section presents three different sizes, 2×2, 3×3, and 4×4, of the complete Heracles multicore architecture arranged in 2D-mesh topology. Figure 1 shows the 3×3 mesh topology. Table V summarizes the key architectural characteristics of the multicore system. The system is running at 71 MHz, which is the clock frequency of the router, regardless of the size of the mesh. The system speed will increase if a less complex arbitration scheme is adopted. Using a 2-D mesh topology, we are able to fit up to 16 cores on the Virtex-5 LX330T FPGA board. Table VI summarizes the FPGA resource utilization for different network sizes in terms of registers, lookup tables, and RAMs. In the 2×2 configuration, the local shared memory is set to 260KB per core. Whereas for the 3×3 configuration the size of the local shared memory is reduced to 64KB per core, due to limited FPGA block RAM. The local memory in the 4×4 configuration is set to 32KB, which lowers the percentage of used block RAM/FIFO down to 83.5%.
VI. SOFTWARE PROGRAMMING TOOLCHAIN
We are releasing Heracles with a small open-source software toolchain to assist in developing software for the system, although users can easily build their own. The toolchain for this release supports a single-Thread C programming model. It is built around the GCC MIPS cross-compiler using GNU C version 3.2.1. Figure 7 depicts the software flow for compiling a C program into the compatible MIPS instruction code that can be executed on the system. The compilation process consists of a series of six steps. First, the user invokes mips-gcc to translate the C code into assembly language (e.g., ./mips-gcc -S fibonacci.c). In step 2, the assembly code is then run through the isa-checker (e.g., ./checker fibonacci.s). The checker's role is to: (1) remove all memory space primitives, (2) replace all pseudo-instructions, and (3) check for floating point instructions. Its output is a .asm file. For this release, there is no direct high-level operating system support. Therefore, in the third compilation stage, a small kernel-like assembly code is added to the application assembly code for memory space management and workload distribution ( e.g., ./linker fibonacci.asm). Users can modify the linker.cpp file provided in the toolchain to reconfigure the memory space and workload. In step 4, the user compiles the assembly file into an object file using the cross-compiler. This is accomplished by executing mipsas on the .asm file (e.g., ./mips-as fibonacci.asm). In the next step, the object file is disassembled using the mips-objdump command (e.g., ./mips-objdump fibonacci.o). Its output is a .dump file. Finally, the constructor script is called to transform the dump file into Verilog memory, .vmh, file format (e.g., ./dump2vmh fibonacci.dump). The software toolchain is still evolving.
VII. EXPERIMENTAL RESULTS
We examine the performance of two SPEC CINT2000 benchmarks, namely, 197.parser and 256.bzip2 on Heracles. We modify and parallelize these benchmarks to fit into our evaluation framework. For the 197.parser benchmark, we identify three functional units: file reading and parameters setting as one unit, actual parsing as a second unit, and error reporting as the third unit. When there are more than three cores, all additional cores are used in the parsing unit. Similarly, 256.bzip2 is divided into three functional units: file reading and cyclic redundancy check, compression, and output file writing. The compression unit exhibits a high degree of data-parallelism, therefore we apply all additional cores to this unit for core count greater than three. We also present a brief analysis of a simple Fibonacci number calculation program. Figures 8 and 10 show 197.parser and 256.bzip2 benchmarks under single shared-memory (SSM) and distributed sharedmemory (DSM), using XY-Ordered routing. Increasing the number of cores improves performance for both benchmarks; it also exposes the memory bottleneck encountered in the single shared-memory scheme. Figures 9 and 11 highlight the impact of the routing algorithm on the overall system performance, by comparing completion cycles of XY-Ordered routing and BSOR [13] . BSOR, which stands for Bandwidth-Sensitive Oblivious Routing, is a table-based routing algorithm that minimizes the maximum channel load (MCL) or maximum traffic across all network links in an effort to maximize application throughput. The routing algorithm has little or no effect on the performance of 197.parser and 256.bzip2 benchmarks, as shown in Figure 9 for 197.parser, because of the traffic patterns in these applications. For the Fibonacci application, Figure 11 , BSOR routing does improve performance, particularly with 5 or more cores. Heracles Verilog files and software toolchain for building MIPS code to run on the system can be found at: http://web.mit.edu/mkinsy/Public/Heracles VIII. RELATED WORK Implementation of multicore architecture on FPGAs has been the subject of several research projects. In [9] Del Valle et al present an FPGA-based emulation framework for multiprocessor system-on-chip (MPSoC) architectures. LEON3 [1] , a synthesizable VHDL model of a 32-bit processor compliant with the SPARC V8 architecture, has been used in implementing multiprocessor systems on FPGAs. Andersson et al [2] , for example, use the LEON4FT microprocessor to build their Next Generation Multipurpose Microprocessor (NGMP) architecture, which is prototyped on the Xilinx XC5VFX130T FPGA board. However, the LEON architecture is fairly complex, and it is difficult to instantiate more than two or three on a medium size FPGA. Clack et al [5] investigate the use of FPGAs as a prototyping platform for developing multicore system applications. They use Xilinx MicroBlaze processor for the core, and a bus protocol for the inter-core communication. James-Roxby et al [12] shows similar FPGA design in their proposed architecture for supporting a single program multiple data model of parallel processing.
Other FPGA-based multicore architectures are more application specific. Ravindran et al [20] demonstrate the feasibility of FPGA-based multicore systems for high performance applications, through the implementation of IPv4 packet forwarding using Xilinx Virtex-II Pro FPGA. Wang et al [24] propose a multicore architecture on FPGAs for large dictionary string matching. Similarly, Tumeo et al [23] present FPGA-based multicore shared memory for dual priority scheduling algorithm for real-time embedded systems. Some designs focus primarly on the Network-on-chip (NoC). Lusala et al [16] , for example, propose a scalable implementation of NoC on FPGA using a torus topology. Genko et al [10] also present an FPGA-based flexible emulation environment for exploring different NoC features. A VHDL-based cycle accurate RTL model for evaluating power and performance of NoC architectures is presented in Banerjee et al [3] . Other designs make use of multiple FPGAs. H-Scale [22] , by Saint-Jean et al, is a multi-FPGA based homogeneous SoC, with RISC processors and an asynchronous NoC. The S-Scale version supports a multi-threaded sequential programming model with dedicated communication primitives handled at run-time by a simple operating system. The RAMP Blue project [14] has developed a set of reusable design blocks to emulate multicore architectures on FPGAs. The system consists of 768-1008 MicroBlaze cores in 64-84 Virtex-II Pro 70 FPGAs on 16-21 BEE2 boards.
IX. CONCLUSION
We have presented a complete, realistic, fully parameterized, synthesizable, modular, multicore architecture. The system, called Heracles, uses a component-based design approach, where the processing element or core, the router and the network-on-chip, and the memory subsystem are independent building blocks, and can be used in other designs. The baseline system has a 7-stage integer-based MIPS core, a virtual-channel wormhole router, with support for both shared memory and distributed shared memory, and can be implemented on the Xilinx Virtex-5 LX330T FPGA board. We have introduce a small software toolchain for compiling C programs onto the system.
We have shown a 2D-Mesh topology and an unbalanced fat-tree topology implementation of Heracles, to demonstrate the flexibility and the robustness of the system. Heracles can serve as a simulator in testing routing algorithms, flow control schemes, network topologies, or memory controller organizations, or it can be used as an accelerator when simulating a network-on-chip (NoC) by removing the MIPS cores from the design and placing only the NoC on the FPGA.
Future work will involve adding a small kernel binary code to each core on start up for handling exceptions and proper interrupts for peripheral communications. Multi-threading and dynamic runtime workload management among the cores, via thread migration, will be explored.
